

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7





FIG. 8







**FIG. 9(a)****FIG. 9(b)****FIG. 9(c)****FIG. 9(d)**

FIG. 10(a)

WITH ONLY THE VARIABLE DELAY CIRCUIT  
AMOUNT OF DELAY = OPERATION PERIOD  
OPERATION TARGET PERIOD = 2 ns TO 10 ns

OPERATION RANGE OF ONE STAGE OF  
VARIABLE DELAY CIRCUIT = 0.2 ns TO 10 ns  
MAXIMUM DELAY /MINIMUM DELAY RATIO = 5





FIG. 10(b)

WITH VARIABLE DELAY CIRCUIT + INTERNAL CIRCUIT  
AMOUNT OF DELAY = OPERATION PERIOD  
OPERATION TARGET PERIOD = 2 ns TO 10 ns

PRODUCTION DELAY TIME = 1 ns

PRODUCTION DELAY TIME = 1 ns TO 9 ns

OPERATION RANGE OF ONE STAGE OF  
VARIABLE DELAY CIRCUIT = 0.2 ns TO 1.8 ns  
MAXIMUM DELAY /MINIMUM DELAY RATIO = 9




EXAMPLE OF WAVEFORM WITHIN THE  
VARIABLE DELAY CIRCUIT UNDER THE  
MAXIMUM DELAY CONDITION

EXAMPLE OF WAVEFORM WITHIN THE  
VARIABLE DELAY CIRCUIT UNDER THE  
MAXIMUM DELAY CONDITION

FIG. 11(a)


OPERATION IN THE DOUBLED PERIOD  
AFTER FREQUENCY DIVISION OF AN INPUT



OPERATION RANGE OF ONE STAGE OF  
VARIABLE DELAY CIRCUIT = 0.2 ns TO 1.27 ns  
MAXIMUM DELAY/MINIMUM DELAY RATIO = 6.33

FIG. 11(b)

OPERATION IN THE FOUR TIMES PERIOD  
AFTER FREQUENCY DIVISION OF AN INPUT



OPERATION RANGE OF ONE STAGE OF  
VARIABLE DELAY CIRCUIT = 0.2 ns TO 1.11 ns  
MAXIMUM DELAY/MINIMUM DELAY RATIO = 5.55

## FIG. 12

EXAMPLE OF STRUCTURE OF VARIABLE DELAY CIRCUIT 2  
(IN THE CASE OF 1/4 FREQUENCY DIVISION)




FIG. 13

11 / 15




FIG. 14




FIG. 15

13 / 15




FIG. 16




FIG. 17

